

Spartan 6

Laboratorio de programación de sistemas en tiempo real

Prestadores de servicio:

Jonathan Muñoz Santiago

Rogelio Rosales de la Mora


Jefe del laboratorio de sistemas:

Profesor José Juan Meza Espinoza


Profesor de apoyo y soporte

Profesor Salomon Eduardo Ibarra Chavez






1) - Abrir ISE Design Suite



2) – Click en File y después en New Project



3) – Elegir carpeta donde se guardará

New Project Wizard

Create New Project

Specify project location and type.

Enter a name, locations, and comment for the project

Name:

Location: ...

Working Directory: ...

Description:

Select the type of top-level source for the project

Top-level source type:

More Info Next Cancel

Buscar carpeta

Select Directory

- ejemplo_cucei
- eje
- p6
- p7
- Panorama
- par
- PhoneApp1
- Riot Games
- UDG

Crear nueva carpeta Aceptar Cancelar

*Debe estar en HDL



Start ++ □ ▢ ×

Welcome to the ISE® Design Suite

Project commands

- Open Project...
- Project Browser...
- New Project...
- Open Example...

Recent projects

Double click on a project in the list below to open



Additional resources

- [Tutorials on the Web](#)
- [Design Resources](#)
- [Application Notes](#)

Console ++ □ ▢ ×



- Console
- Errors
- Warnings
- Find in Files Results

New Project Wizard

Create New Project

Specify project location and type.

Enter a name, locations, and comment for the project

Name:

Location: ...

Working Directory: ...


Description:

Select the type of top-level source for the project

Top-level source type:


Escribir un título al proyecto






Family: Spartan6
Device: XC6SLX45
Package: CSG484
Speed: -3

El resto debe dejarse como está en la imagen
(no se modifica)



Muestra la configuración final
Click en Finish



Design

View Implementation Simulation

Hierarchy

New Source mo_1

xc6slx45-3csg484

No Processes Running

No single design module is selected.


Design Utilities

Start Design Files Libraries


Click en New Source




Add a new source to the project




Seleccionamos VHDL Module






Escribimos exactamente el mismo nombre que el proyecto

La casilla debe estar activada



Dejamos todo en blanco, click en Next





Configuración lista, click en Finish



ISE Project Navigator (P.15xf) - CAUsers\Administrador\Desktop\ejemplo_cucei\demo_1\demo_1.xise - [demo_1.vhd]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Hierarchy


- demo_1
 - xc6sxb45-3csg484
 - demo_1 - Behavioral (demo_1.v)

No Processes Running

Processes: demo_1 - Behavioral

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
- Implement Design
- Generate Programming File
- Configure Target Device
- Analyze Design Using ChipScope

```
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_ARITH.ALL;
23 use IEEE.STD_LOGIC_UNSIGNED.ALL;
24
25 entity main is
26     Port ( rst : in  STD_LOGIC;
27           clk : in  STD_LOGIC;
28           swt : in  STD_LOGIC_VECTOR (2 downto 0);
29           led : inout STD_LOGIC_VECTOR (7 downto 0));
30 end main;
31
32 architecture Behavioral of main is
33
34     signal clkdiv : STD_LOGIC_VECTOR (25 downto 0);
35     signal dividedClk, clkout : STD_LOGIC;
36
37 begin
38
39     process (clk, rst) begin
40         if rst = '1' then clkdiv <= (others=>'0');
41         elsif clk = '1' and clk'Event then
42             clkdiv <= clkdiv + 1;
43             clkout <= dividedClk;
44         end if;
45     end process;
46
47     with swt select
48         dividedClk <= clkdiv(18) when "111",
49                    clkdiv(19) when "110",
50                    clkdiv(20) when "101",
51                    clkdiv(21) when "100",
52                    clkdiv(22) when "011",
53                    clkdiv(23) when "010",
54                    clkdiv(24) when "001",
55                    clkdiv(25) when "000";
```



Hacer la programación en el archivo que nos abre

Console


Started : "Launching ISE Text Editor to edit demo_1.vhd".
Launching Design Summary/Report Viewer.

Console Errors Warnings Find in Files Results

Insert clipboard contents

Ln 27 Col 32 | VHDL

05:55 p.m. 10/12/2014




```
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_ARITH.ALL;
23 use IEEE.STD_LOGIC_UNSIGNED.ALL;
24
25 entity main is
26     Port ( rst : in  STD_LOGIC;
27           clk : in  STD_LOGIC;
28           swt : in  STD_LOGIC_VECTOR (2 downto 0);
29           led : inout STD_LOGIC_VECTOR (7 downto 0));
30 end main;
31
32 architecture Behavioral of main is
33
34     signal clkdiv : STD_LOGIC_VECTOR (25 downto 0);
35     signal dividedClk, clkout : STD_LOGIC;
36
37 begin
38
39     process (clk, rst) begin
40         if rst = '1' then clkdiv <= (others=>'0');
41         if clk = '1' and clk'Event then
42             clkdiv <= clkdiv + 1;
43             clkout <= dividedClk;
44         end if;
45     end process;
46
47     swt select
48     dividedClk <= clkdiv(18) when "00",
49                clkdiv(19) when "01",
50                clkdiv(20) when "10",
51                clkdiv(21) when "11";
```


- Run
- ReRun
- Rerun All
- Stop
- View Text Report
- Force Process Up-to-Date
- Implement Top Module
- Design Goals & Strategies...

Click derecho en Synthesize- XST y Después click normal en "Run"

Started : "Launching ISE Text Editor to edit demo_1.vhd".
Launching Design Summary/Report Viewer...



Si preguntata si desea guardar cambios hacer click en "Yes"



ISE Project Navigator (P.15xf) - CAUsers\Administrador\Desktop\ejemplo_cucei\demo_1\demo_1.xise - [demo_1.vhd]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Hierarchy

- demo_1
 - xc6sxl45-3csg484
 - main - Behavioral (demo_1.vhd)

No Processes Running

Processes: main - Behavioral

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
 - View RTL Schematic
 - View Technology Schematic
 - Check Syntax
 - Generate Post-Synthesis Sim...
- Implement Design
 - Generate Programming File
 - Configure Target Device
 - Analyze Design Using ChipScope

```
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_ARITH.ALL;
23 use IEEE.STD_LOGIC_UNSIGNED.ALL;
24
25 entity main is
26     Port ( rst : in  STD_LOGIC;
27           clk : in  STD_LOGIC;
28           swt : in  STD_LOGIC_VECTOR (2 downto 0);
29           led : inout STD_LOGIC_VECTOR (7 downto 0));
30 end main;
31
32 architecture Behavioral of main is
33
34     signal clkdiv : STD_LOGIC_VECTOR (25 downto 0);
35     signal dividedClk, clkout : STD_LOGIC;
36
37 begin
38
39     process (clk, rst) begin
40         if rst = '1' then clkdiv <= (others=>'0');
41         elsif clk = '1' and clk'Event then
42             clkdiv <= clkdiv + 1;
43             clkout <= dividedClk;
44         end if;
45     end process;
46
47     with swt select
48         dividedClk <= clkdiv(18) when "111",
49                    clkdiv(19) when "110",
50                    clkdiv(20) when "101",
51                    clkdiv(21) when "100",
52                    clkdiv(22) when "011",
53                    clkdiv(23) when "010",
54                    clkdiv(24) when "001",
55                    clkdiv(25) when "000";
```

Start Design Files Libraries


demo_1.vhd Design Summary (Synthesized)

Console

Process "Synthesize - XST" completed successfully


Esperemos a que tenga palomita verde


Console Errors Warnings Find in Files Results




Click derecho en Implement Design
y después click normal en "Run"

Process "Synthesize - XST" completed successfully






Click derecho en Generate Programming File y después click normal en "Run"



Comprobamos que estén las 3 Palomitas verdes



Click en User Constrains

Click derecho en Create Timing Cons...


Click normal en "Run"

Si aparece una ventana, click en YES


```
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_ARITH.ALL;
23 use IEEE.STD_LOGIC_UNSIGNED.ALL;
24
25 entity main is
26     Port ( rst : in STD_LOGIC;
27           clk : in STD_LOGIC;
28           swt : in STD_LOGIC_VECTOR (2 downto 0);
29           led : inout STD_LOGIC_VECTOR (7 downto 0));
30 end main;
31
32 architecture Behavioral of main is
33
34     signal clkdiv : STD_LOGIC_VECTOR (25 downto 0);
35     signal dividedClk, clkout : STD_LOGIC;
36
37 begin
38
39     process (clk, rst) begin
40         if rst = '1' then clkdiv <= (others=>'0');
41         elsif clk = '1' and clk'Event then
42             clkdiv <= clkdiv + 1;
43             clkout <= dividedClk;
44         end if;
45     process;
46
47     t select
48         Clk <= clkdiv(18) when "111",
49         clkdiv(19) when "110",
50         clkdiv(20) when "101",
51         clkdiv(21) when "100",
52         clkdiv(22) when "011",
53         clkdiv(23) when "010",
54         clkdiv(24) when "001",
55         clkdiv(25) when "000";
56 end process;
57 end Behavioral;
```

- Run
- Rerun All
- Stop
- Run With Current Data
- Implement Top Module
- Design Goals & Strategies...
- Process Properties...

Console
NGDBUILD done.
Process "Translate" completed successfully




Cerrar la ventana de "Timing Constrains" en caso de que se abra



```
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_ARITH.ALL;
23 use IEEE.STD_LOGIC_UNSIGNED.ALL;
24
25 entity main is
26     Port ( rst : in  STD_LOGIC;
27           clk : in  STD_LOGIC;
28           swt : in  STD_LOGIC_VECTOR (2 downto 0);
29           led : inout STD_LOGIC_VECTOR (7 downto 0));
30 end main;
31
32 architecture Behavioral of main is
33
34     signal clkdiv : STD_LOGIC_VECTOR (25 downto 0);
35     signal dividedClk, clkout : STD_LOGIC;
36
37 begin
38
39     process (clk, rst) begin
40         if rst = '1' then clkdiv <= (others=>'0');
41         elsif clk = '1' and clk'Event then
42             clkdiv <= clkdiv + 1;
43             clkout <= dividedClk;
44         end if;
45     end process;
46
47     with swt select
48         dividedClk <= clkdiv(18) when "111",
49                    clkdiv(19) when "110",
50                    clkdiv(20) when "101",
51                    clkdiv(21) when "100",
52                    clkdiv(22) when "011",
53                    clkdiv(23) when "010",
54                    clkdiv(24) when "001",
55                    clkdiv(25) when "000";
```


Doble click en main.ucf que se acaba
De crear.

Vamos a configurar entradas y salidas




Ingresamos las entradas y salidas
De acuerdo al manual del Spartan6

Cuando terminemos, click en Guardar



Cerramos la pestaña de Entradas y salidas



Click en Tools y en iMPACT...

- Constraints Editor...
- Core Generator...
- PlanAhead
- Schematic Viewer
- Timing Analyzer
- FPGA Editor
- XPower Analyzer...
- iMPACT...**
- SmartXplorer


```
on:
on 0.01 - File Created
onal Comments:
-----
EE;
STD_LOGIC_1164.ALL;
STD_LOGIC_ARITH.ALL;
STD_LOGIC_UNSIGNED.ALL;
end entity main is
  Port ( rst : in STD_LOGIC;
        clk : in STD_LOGIC;
        swt : in STD_LOGIC_VECTOR (2 downto 0);
        led : inout STD_LOGIC_VECTOR (7 downto 0));
end main;
architecture Behavioral of main is
  signal clkdiv : STD_LOGIC_VECTOR (25 downto 0);
  signal dividedClk, clkout : STD_LOGIC;
begin
  process (clk, rst) begin
    if rst = '1' then clkdiv <= (others=>'0');
    elsif clk = '1' and clk'Event then
      clkdiv <= clkdiv + 1;
      clkout <= dividedClk;
    end if;
  end process;
  with swt select
    dividedClk <= clkdiv(18) when "111",
               clkdiv(19) when "110",
               clkdiv(20) when "101",
               clkdiv(21) when "100";
end architecture;
```

Start Design Files Libraries demo_1.vhd Design Summary (out of date)

Console

Console Errors Warnings Find in Files Results

Configure Target Device Ln 32 Col 1 VHDL



Si nos dice que falta actualizar, click en YES para que
Compile los archivos de nuevo

ISE Project Navigator (P.15xf) - CAUsers\Administrador\Desktop\ejemplo_cucei\demo_1\demo_1.xise - [demo_1.vhd]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Hierarchy

- demo_1
 - xc6sxl45-3csg484
 - main - Behavioral (demo_1.vhd)
 - main.ucf

Running: Configure Device

Processes: main.ucf

- User Constraints

```
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_ARITH.ALL;
23 use IEEE.STD_LOGIC_UNSIGNED.ALL;
24
25 entity main is
26     Port ( rst : in  STD_LOGIC;
27           clk : in  STD_LOGIC;
28           swt : in  STD_LOGIC_VECTOR (2 downto 0);
29           led : inout STD_LOGIC_VECTOR (7 downto 0));
30 end main;
31
32 architecture Behavioral
33
34     signal clkdiv : STD
35     signal dividedClk, c
36
37 begin
38
39     process (clk, rst)
40         if rst = '1' the
41             elsif clk =
42                 clkdiv <=
43                 clkout <= dividedClk;
44         end if;
45     end process;
46
47     with swt select
48         dividedClk <= clkdiv(18) when "111",
49                     clkdiv(19) when "110",
50                     clkdiv(20) when "101",
51                     clkdiv(20) when "100";
52 end architecture Behavioral;
```

Warning

No iMPACT project file exists. Click OK to open iMPACT. You will then need to define a configuration chain, designate which device in that chain is the target device, and then save the iMPACT project file. Once this step is completed, subsequent runs of the 'Configure Target Device' process can program the target device without needing to open the iMPACT GUI.

OK

demo_1.vhd

Design Summary (Programming File Generated)

Si aparece una advertencia click en OK

Console


WebTalk is complete

Process "Generate Programming File" completed successfully


Console Errors Warnings Find in Files Results

Ln 32 Col 1 VHDL

06:15 p.m. 10/12/2014




Nos abre la herramienta iMPACT



Console
Welcome to iMPACT
iMPACT Version: 14.1

**Si pregunta si queremos guardar automáticamente
Click en YES**



- Boundary Scan
- SystemACE
- Create PROM File (PROM File Format...
- WebTalk Data

IMPACT Processes

Welcome to iMPACT

Please select an action from the list below


- Configure devices using Boundary-Scan (JTAG)
Automatically connect to a cable and identify Boundary-Scan chain
- Prepare a PROM File
- Prepare a System ACE File
- Prepare a Boundary-Scan File

SVF

OK Cancel

Project: '\auto_project.ipf' already exists.
Original project has been renamed to '\auto_project_1.ipf'
Project: \auto_project.ipf created.

Seleccionamos la casilla de (JTAG) y OK



Auto Assign Configuration Files Query Dialog

Do you want to continue and assign configuration files(s)?

Don't show this message again, save the setting in preference.

Yes No


Identify Succeeded

Si pregunta si deseamos asignar, click en YES

```
PROGRESS_END - End Operation.
Elapsed time = 0 sec.
// *** BATCH CMD : identifyMPM
```


Configuration | Digilent Anvyl | 10000000

ES 06:18 p.m. 10/12/2014



Identify Succeeded

Seleccionamos el .bit que nos generó en la carpeta
Del proyecto, click en Open



Attach SPI or BPI PROM


This device supports attached Flash PROMs.
Do you want to attach an SPI or BPI PROM to this device?

Yes No


Identify Succeeded

INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.

Si preguntan si queremos ligar a la memoria, click en NO



- Boundary Scan
- SystemACE
- Create PROM File (PROM File Format...)
- WebTalk Data



Available Operations are:

Device Programming Properties - Device 1 Programming Properties

Category


- Boundary-Scan
 - Device 1 (FPGA xc6slx45)

Property Name	Value
Verify	<input type="checkbox"/>


OK Cancel Apply Help

INFO:iMPACT:501 - '1': Added Device xc6slx45 successfully.

Click en OK



Click derecho en el chip verde y click en "Program"



Program Succeeded

“Programación Satisfactoria”

Console
'1': Programmed successfully.
PROGRESS_END - End Operation.
Elapsed time = 1 sec.

Configuration | Digilent Anvyl | 10000000

ES 06:23 p.m. 10/12/2014